

LH53V8000

CMOS 8M (1M × 8 / 512K × 16)
3 V-Drive Mask-Programmable ROM

FEATURES

- 1,048,576 words × 8 bit organization (Byte mode)
524,288 words × 16 bit organization (Word mode)
- Access times:
 - 200 ns (MAX.) at $3.0\text{ V} \leq V_{CC} < 4.5\text{ V}$
 - 100 ns (MAX.) at $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$
- Power consumption:
 - Operating:
 - 550 mW (MAX.)
 $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$
 - 315 mW (MAX.)
 $3.6\text{ V} < V_{CC} < 4.5\text{ V}$
 - 126 mW (MAX.)
 $3.0\text{ V} \leq V_{CC} \leq 3.6\text{ V}$
 - Standby: 550 μW (MAX.)
- Static operation
- Three-state outputs
- Wide range power supply: 3.0 V to 5.5 V
- Mask-programmable $\text{OE}_1/\overline{\text{OE}}_1/\text{DC}$
- Packages:
 - 42-pin, 600-mil DIP
 - 44-pin, 600-mil SOP
 - 48-pin, $12 \times 18\text{ mm}^2$ TSOP (Type I)

DESCRIPTION

The LH53V8000 is an 8M-bit mask-programmable ROM organized as $1,048,576 \times 8$ bits (Byte mode) or $524,288 \times 16$ bits (Word mode). It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP Package





Figure 2. Pin Connections for SOP Package



NOTE: Reverse bend available on request.

Figure 3. Pin Connections for TSOP (Type I) Package




Figure 4. LH53V8000 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₋₁ – A ₁₈	Address input	1
D ₀ – D ₁₅	Data output	1
BYTE	Byte/word mode switch	1
CE	Chip enable input	

SIGNAL	PIN NAME	NOTE
OE	Output enable input	
OE ₁ /OE ₁ /DC	Output enable input	2, 3
V _{CC}	Power supply	
GND	Ground	

NOTES:

1. The D₁₅/A₋₁ pin becomes LSB address input (A₋₁) when the BYTE pin is set to be LOW in byte mode, and data output (D₁₅) when set to be HIGH in word mode.
2. Active levels of OE₁/OE₁/DC are mask-programmable. When DC is selected out of OE₁/OE₁/DC, it is fixed to an active level. Then it is recommended to apply either 'HIGH' or 'LOW' level to the DC pin.
3. DC = Don't Care.

TRUTH TABLE

\overline{CE}	$\overline{OE_1}/\overline{OE_1}/\overline{OE_1/}$	\overline{BYTE}	A ₋₁ (D ₁₅)	DATA OUTPUT		ADDRESS INPUT		SUPPLY CURRENT
				D ₀ – D ₇	D ₈ – D ₁₅	LSB	MSB	
H	X	X	X	High-Z	High-Z	–	–	Standby
L	L/H	X	X	High-Z	High-Z	–	–	Operating
L	H/L	H	Input inhibit	D ₀ – D ₇	D ₈ – D ₁₅	A ₀	A ₁₈	Operating
L	H/L	L	L	D ₀ – D ₇	High-Z	A ₋₁	A ₁₈	Operating
L	H/L	L	H	D ₈ – D ₁₅	High-Z	A ₋₁	A ₁₈	Operating

NOTE:

X = H or L.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	–0.3 to +7.0	V
Input voltage	V _{IN}	–0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	–0.3 to V _{CC} + 0.3	V
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	–65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0°C to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	3.0		5.5	V

DC CHARACTERISTICS (V_{CC} = 3.0 to 5.5 V, T_A = 0°C to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'Low' voltage	V _{IL}		–0.3	0.4	V	
Input 'High' voltage	V _{IH}		0.8 × V _{CC}	V _{CC} + 0.3	V	
Output 'Low' voltage	V _{OL}	I _{OL} = 2.0 mA		0.4	V	
Output 'High' voltage	V _{OH}	I _{OH} = –400 μA	0.8 × V _{CC}		V	
Input leakage current	I _{LI}	V _{IN} = 0 V to V _{CC}		10	μA	
Output leakage current	I _{LO}	V _{OUT} = 0 V to V _{CC}		10	μA	1
Operating current	I _{CC1}	t _{RC} = 100 ns		100	mA	2
	I _{CC2}	t _{RC} = 200 ns		70	mA	3
	I _{CC3}	t _{RC} = 200 ns		35	mA	4
Standby current	I _{SB1}	$\overline{CE} = V_{IH}$		3	mA	
	I _{SB2}	$\overline{CE} = V_{CC} - 0.2 V$		100	μA	
Input capacitance	C _{IN}	f = 1 MHz		10	pF	
Output capacitance	C _{OUT}	T _A = 25°C		10	pF	

NOTES:

1. $\overline{CE}/\overline{OE_1}/\overline{OE_1} = V_{IH}$, $OE_1 = V_{IL}$
2. $4.5 \leq V_{CC} \leq 5.5 V$, outputs open
3. $3.6 < V_{CC} < 4.5 V$, outputs open
4. $3.0 \leq V_{CC} \leq 3.6 V$, outputs open

AC CHARACTERISTICS (T_A = 0°C to +70°C)

PARAMETER	SYMBOL	3.0 ≤ V _{CC} < 4.5		4.5 ≤ V _{CC} ≤ 5.5		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Read cycle time	t _{RC}	200		100		ns	
Address access time	t _{AA}		200		100	ns	
Chip enable access time	t _{ACE}		200		100	ns	
Output enable delay time	t _{OE}		100		50	ns	
Output hold time	t _{OH}	10		5		ns	
CE to output in High-Z	t _{CHZ}		100		40	ns	1
OE to output in High-Z	t _{OHZ}						

NOTE:

1. This is the time required for the output to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.4 V to (0.8 × V _{CC}) V
Input rise/fall time	10 ns
Input/output reference level	(V _{CC} /2) V
Output load condition	1TTL + 100 pF

CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V_{CC} pin and the GND pin.




Figure 5. Byte Mode ($\overline{BYTE} = V_{IL}$)






Figure 6. Word Mode ($\overline{BYTE} = V_{IH}$)


PACKAGE DIAGRAMS



42-pin, 600-mil DIP




44-pin, 600-mil SOP



48-pin, 12 × 18 mm² TSOP (Type I)

ORDERING INFORMATION



53V8000-7